There is no data cache. It corresponds directly to the M68K exception number. The default behaviour is to put the processor to sleep until the next interrupt. This controls the support for gprof-based profiling. It should be noted that the Freescale documentation is occasionally confusing when it comes to numbering devices.

Uploader: Tojinn
Date Added: 22 April 2010
File Size: 57.95 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 9534
Price: Free* [*Free Regsitration Required]

MCF Datasheet pdf – MCF ColdFire Integrated Microprocessor Users Manual – Motorola

The processor HAL provides support for the eCos system clock. There is no data cache. However, Fido has its own unique architecture and shares the instruction set with 68k only.

Freescale MC3 Board Support. It was formerly manufactured by Freescale Semiconductor formerly the semiconductor division of Mcff5272 which merged with NXP in This is fully supported by the processor HAL. The relevant code uses hardware timer 2, so that timer is no longer available for application code.

If gprof-based profiling is in mff5272 then that will use hardware timer 2. Motorola-Freescale-NXP processors and microcontrollers. The ColdFire instruction set is “assembly source” compatible by means of translation software available from the vendor and not entirely object code compatible with the The MCF has a small instruction cache of bytes.

NXP ColdFire – Wikipedia

Timers 0 and 1 are never used by eCos so application code is free to manipulate these as required. It should never be necessary to load this package explicitly.


Retrieved from ” https: This uses hardware timer 2, so application code colxfire not manipulate this timer if profiling is enabled. Modified Motorola family. In turn the pin settings are used to determine defaults for other hardware settings, for example which of the two on-chip uarts are usable.

This always uses hardware timer 3, which should not be used directly by application code. Usually the processor made to sleep, halting the cpu but leaving all peripherals active. Archived from the original on This page was last edited on 15 Septemberat The mask and unmask operations are straightforward, simply manipulating the on-chip interrupt controller.

Common manufacturer s NXP Semiconductors. Priority 7 corresponds to non-maskable interrupts and must be used with care: From Wikipedia, the free encyclopedia.

The instructions are only 16, 32, or 48 bits long, a simplification compared to the series. It should be read in conjunction with similar sections from the architectural and variant HAL documentation.

NXP ColdFire

The acknowledge mcf272 configure macros are only relevant for external interrupts: It corresponds mccf5272 to the M68K exception number. If the timer is required but a platform HAL provides an alternative implementation of the profiling support then this option can be disabled. Unloading the package should only happen as a mcf52722 effect of switching target hardware.


It should be noted that the Freescale documentation is occasionally confusing when it comes to numbering devices. The default behaviour is to put the processor to sleep until the next interrupt. When compared to classic 68k hardware, the instruction set differs mainly in that it no longer has support for the binary-coded decimal BCD packed data format; it removes a number of other, less used instructions; and most instructions that are kept support fewer addressing modes.

By using this site, you agree to the Terms of Use and Privacy Policy.

Users can override these settings if necessary, subject to any constraints imposed by the platform HAL, but care has to be taken that the resulting configuration still matches the actual hardware. These options need to take into account the processor clock speed, a characteristic of the platform rather than the processor.